Logic circuit minimization