Chenming Hu
Chenming Hu | |
---|---|
胡正明 | |
![]() Hu in 2023 | |
Born | |
Alma mater | |
Awards | |
Scientific career | |
Fields | Electrical engineering |
Institutions | Massachusetts Institute of Technology University of California, Berkeley |
Thesis | Nematic Liquid Crystal Optical Waveguides (1973) |
Doctoral advisor | John Roy Whinnery |
Doctoral students | Elyse Rosenbaum |
Website | people |
Chenming Hu (Chinese: 胡正明; pinyin: Hú Zhèngmíng; born 12 July 1947[1]), also known by his English name Calvin Hu, is a Taiwanese-American electronic engineer who specializes in microelectronics. He is TSMC Distinguished Professor Emeritus in the electronic engineering and computer science department of the University of California, Berkeley. In 2014, the National Medal of Technology and Innovation cited "For pioneering innovations in microelectronics including reliability technologies, the first industry-standard model for circuit design, and the first 3-dimensional transistors, which radically advanced semiconductor technology.[2]
Early life and education
[edit]Hu was born in Beijing on July 12, 1947.[1] When he was an infant, his family fled to Taiwan during the Great Retreat. He graduated from National Taiwan University in 1968 with a Bachelor of Science (B.S.) in electrical engineering, then completed graduate studies in the United States, where he earned a Master of Science (M.S.) in 1970 and his Ph.D. in 1973 from the University of California, Berkeley, under professor John Roy Whinnery.[3] His doctoral dissertation was titled, "Nematic Liquid Crystal Optical Waveguides".[4]
Career
[edit]Hu began his academic career as an Assistant Professor at the Massachusetts Institute of Technology (MIT) from 1973 to 1976. In 1976, he joined the University of California, Berkeley as a professor of Electrical Engineering and Computer Sciences, where he remained for decades.[1] He served as the Chancellor’s Chair Professor (1998–2001) and TSMC Distinguished Chair Professor (2001–2013) and currently holds the title of Professor Emeritus and Professor of the Graduate School.[5]
Hu is known for his role in transistor modeling.[6] Since 1995, he has led the ongoing development of BSIM (Berkeley Short-channel IGFET Model), the industry-standard transistor modeling tool for integrated circuit (IC) design, which is provided royalty-free and underpins the design of trillions of dollars’ worth of IC products.[7]
Hu has supported education and community service initiatives. He served as Chairman of the East Bay Chinese School (1988–1990) and Chairman of Friends of Children with Special Needs (2015–2017). [6]The Chenming Hu Innovation Lab at UC Berkeley and the Chenming and Margaret Hu Medical Center at Asian Health Services are named in his honor.[8]
From 2001 to 2004, Hu served as Chief Technology Officer (CTO) of Taiwan Semiconductor Manufacturing Company (TSMC), the world’s leading semiconductor foundry.[9] During his tenure, TSMC advanced key technologies that positioned it as a global leader in advanced chip manufacturing. [10]He has also served on the boards of technology companies including SanDisk, Inphi, Ambarella, and ACM Research.
Research
[edit]Hu is credited with leading the invention and development of the FinFET (Fin Field-Effect Transistor) in 1999, a 3D thin-body transistor architecture that overcame scaling limitations of traditional planar transistors.[1] Intel hailed FinFET as “the most radical shift in semiconductor technology in over 50 years.” The technology is now used in virtually all modern microprocessors, smartphones, and AI chips.[11]
In 1995, amid predictions of Moore’s Law's imminent end, Hu conceived the FinFET, a three-dimensional transistor structure with a thin raised channel wrapped by the gate on three sides.[12] Developed under a DARPA-funded project, the FinFET allowed for reduced leakage current and continued transistor scaling below 25 nanometers. Intel introduced FinFETs into commercial production in 2011, and the technology remains foundational to modern CPUs, GPUs, AI processors, and mobile devices.[13]
In addition to FinFET, Hu made contributions to IC device scaling, reliability modeling, and low-power transistor design. His research has shaped the semiconductor industry for more than four decades.[14]
Personal life
[edit]Hu lives in California with his family and has two sons, Raymond and Jason.[15]
Awards and honors
[edit]- 1997: elected to the United States National Academy of Engineering[16]
- 1997: IEEE Jack Morton Award, "for outstanding contributions to semiconductor devices and technology"[17]
- 2002: IEEE Solid-State Circuits Award (for developing the first international standard transistor model BSIM)[18]
- 2002: IEEE Paul Rappaport Award[19]
- 2009: IEEE Jun-ichi Nishizawa Medal, "for technical contributions to MOS device reliability, scaling of CMOS and compact device modeling"[20][3][21]
- 2011: Asian American Engineer of the year award,[22]
- 2011: National Taiwan University Distinguished Alumni Award,[23]
- 2011: Semiconductor Industry Association Award,[24]
- 2013: Phil Kaufman Award for Distinguished Contributions to EDA,[25]
- 2014: National Medal of Technology and Innovation,[26] given at the White House by Barack Obama in 2016.[27]
- 2015: SEMI Award for North America, for the BSIM transistor family.[28]
- 2016: Pan Wen Yuan Award, by the Industrial Technology Research Institute.[29]
- 2020: IEEE Medal of Honor Award.[30]
- 2023: Taiwan Presidential Science Prize[31]
Selected publications
[edit]Books
[edit]- Hu, Chenming; White, Richard M. (1983). Solar cells: from basics to advanced systems. McGraw-Hill series in electrical engineering. New York: McGraw-Hill. ISBN 978-0-07-030745-2.
- Cheng, Yuhua; Hu, Chenming (2002). Mosfet Modeling & BSIM3 User's Guide. Boston, MA: Kluwer Academic Publishers. doi:10.1007/b117400. ISBN 978-0-306-47050-9.
- Hu, Chenming (2010). Modern semiconductor devices for integrated circuits. Boston: Prentice Hall Pearson Education. p. 351. ISBN 978-0-13-608525-6.
- Liu, Weidong; Hu, Chenming (2011). BSIM4 and MOSFET Modeling for IC Simulation. World Scientific. ISBN 978-981-256-863-2.
- Chauhan, Yogesh Singh; Pahwa, Girish; Dasgupta, Avirup; Lu, Darsen; Venugopalan, Sriramkumar; Khandelwal, Sourabh; Duarte, Juan Pablo; Paydavosi, Navid; Niknejad, Ali (2024), "BSIM-CMG model parameter extraction", Finfet/gaa Modeling for IC Simulation and Design, Elsevier, pp. 251–262, doi:10.1016/b978-0-323-95729-8.00011-8, ISBN 978-0-323-95729-8, retrieved 2025-09-16
- Hu, Chenming; Khandelwal, Sourabh, eds. (2019). Industry standard FDSOI compact model BSIM-IMG for IC design. Woodhead publishing series in electronic and optical materials. Duxford: WP, Woodhead Publishing. ISBN 978-0-08-102402-7.
Journals
[edit]- Chenming Hu; Bokor, J.; Tsu-Jae King; Anderson, E.; Kuo, C.; Asano, K.; Takeuchi, H.; Kedzierski, J.; Wen-Chin Lee; Hisamoto, D. (2000). "FinFET-a self-aligned double-gate MOSFET scalable to 20 nm". IEEE Transactions on Electron Devices. 47 (12): 2320–2325. Bibcode:2000ITED...47.2320H. doi:10.1109/16.887014. ISSN 0018-9383.
- Chenming Hu; Simon C. Tam; Fu-Chieh Hsu; Ping-Keung Ko; Tung-Yi Chan; Terrill, K.W. (1985). "Hot-Electron-Induced MOSFET Degradation - Model, Monitor, and Improvement". IEEE Journal of Solid-State Circuits. 20 (1): 295–305. Bibcode:1985IJSSC..20..295H. doi:10.1109/jssc.1985.1052306. ISSN 0018-9200.
- Desai, Sujay B.; Madhvapathy, Surabhi R.; Sachid, Angada B.; Llinas, Juan Pablo; Wang, Qingxiao; Ahn, Geun Ho; Pitner, Gregory; Kim, Moon J.; Bokor, Jeffrey; Hu, Chenming; Wong, H.-S. Philip; Javey, Ali (2016-10-07). "MoS2transistors with 1-nanometer gate lengths". Science. 354 (6308): 99–102. Bibcode:2016Sci...354...99D. doi:10.1126/science.aah4698. ISSN 0036-8075. OSTI 1347831. PMID 27846499.
- Hung, K.K.; Ko, P.K.; Hu, C.; Cheng, Y.C. (March 1990). "A unified model for the flicker noise in metal-oxide-semiconductor field-effect transistors". IEEE Transactions on Electron Devices. 37 (3): 654–665. Bibcode:1990ITED...37..654H. doi:10.1109/16.47770. ISSN 0018-9383.
- Yu, Bin; Chang, Leland; Ahmed, S.; Wang, Haihong; Bell, S.; Yang, Chih-Yuh; Tabery, C.; Ho, Chau; Xiang, Qi; King, Tsu-Jae; Bokor, J.; Hu, Chenming; Lin, Ming-Ren; Kyser, D. (2002). "FinFET scaling to 10 nm gate length". Digest. International Electron Devices Meeting. pp. 251–254. doi:10.1109/IEDM.2002.1175825. ISBN 0-7803-7462-2.
- Xuejue Huang; Wen-Chin Lee; Charles Kuo; Hisamoto, D.; Leland Chang; Kedzierski, J.; Anderson, E.; Takeuchi, H.; Yang-Kyu Choi; Asano, K.; Subramanian, V.; Tsu-Jae King; Bokor, J.; Chenming Hu (1999). "Sub 50-nm FinFET: PMOS". International Electron Devices Meeting 1999. Technical Digest (Cat. No.99CH36318). IEEE. pp. 67–70. doi:10.1109/iedm.1999.823848. ISBN 0-7803-5410-9.
- Cheema, Suraj S.; Kwon, Daewoong; Shanker, Nirmaan; dos Reis, Roberto; Hsu, Shang-Lin; Xiao, Jun; Zhang, Haigang; Wagner, Ryan; Datar, Adhiraj; McCarter, Margaret R.; Serrao, Claudy R.; Yadav, Ajay K.; Karbasian, Golnaz; Hsu, Cheng-Hsiang; Tan, Ava J. (2020-04-22). "Enhanced ferroelectricity in ultrathin films grown directly on silicon". Nature. 580 (7804): 478–482. Bibcode:2020Natur.580..478C. doi:10.1038/s41586-020-2208-x. ISSN 0028-0836. OSTI 1633850. PMID 32322080.
- Cao, Y.; Sato, T.; Orshansky, M.; Sylvester, D.; Hu, C. (2000). "New paradigm of predictive MOSFET and interconnect modeling for early circuit simulation". Proceedings of the IEEE 2000 Custom Integrated Circuits Conference (Cat. No.00CH37044). IEEE. pp. 201–204. doi:10.1109/cicc.2000.852648. ISBN 0-7803-5809-0.
- Schuegraf, K.F.; Chenming Hu (1994). "Hole injection SiO/sub 2/ breakdown model for very low voltage lifetime extrapolation". IEEE Transactions on Electron Devices. 41 (5): 761–767. doi:10.1109/16.285029. ISSN 0018-9383.
References
[edit]- ^ a b c d Perry, Tekla S. (21 April 2020). "How the Father of FinFETs Helped Save Moore's Law". IEEE Spectrum.
- ^ "Chenming Hu". National Science and Technology Medals Foundation. Retrieved 2025-09-22.
- ^ a b "Chenming Calvin Hu, Microelectronics Visionary, to Receive 2009 IEEE Jun-Ichi Nishizawa Medal" (PDF). IEEE. Retrieved 2019-01-15.
- ^ "Ph.D. Dissertations | EECS at UC Berkeley". www2.eecs.berkeley.edu. Retrieved 2025-06-07.
- ^ "TSMC Appoints Chief Technology Officer". Taiwan Semiconductor Manufacturing Company Limited. 2001-05-21. Retrieved 2025-09-16.
- ^ a b "IEEE Medal of Honor Goes to Transistor Pioneer Chenming Hu - IEEE Spectrum". spectrum.ieee.org. Retrieved 2025-09-16.
- ^ Dunga, Mohan Vamsi; Lin, Chung-Hsun; Niknejad, Ali M.; Hu, Chenming (2008), Colinge, Jean-Pierre (ed.), "BSIM-CMG: A Compact Model for Multi-Gate Transistors", FinFETs and Other Multi-Gate Transistors, Boston, MA: Springer US, pp. 113–153, doi:10.1007/978-0-387-71752-4_3, ISBN 978-0-387-71752-4, retrieved 2025-09-16
- ^ "Hu Chenming Awarded US National Medal Of Technology & Innovation – Asian Scientist Magazine". www.asianscientist.com. Retrieved 2025-09-16.
- ^ Santillan, Matthew. "Chenming Hu wins the Taiwan Presidential Science Prize". EECS at Berkeley. Retrieved 2025-09-16.
- ^ Prize, 2023 Presidential Science. "2023 Presidential Science Prize:: Chenming Hu". 2023 Presidential Science Prize (in Chinese (Taiwan)). Retrieved 2025-09-16.
{{cite web}}
: CS1 maint: numeric names: authors list (link) - ^ "Chenming Hu". National Science and Technology Medals Foundation. Retrieved 2025-09-16.
- ^ Crowley, Magdalene L. "Chenming Hu took transistors into the third dimension to save Moore's Law". EECS at Berkeley. Retrieved 2025-09-16.
- ^ https://archive.computerhistory.org/resources/access/text/2022/08/102746868-05-01-acc.pdf Hu, Chenming oral history
- ^ Chang, Yao-Wen (October 2017). "An Interview With Professor Chenming Hu, Father of 3D Transistors". IEEE Design & Test. 34 (5): 90–96. doi:10.1109/MDAT.2017.2729511. ISSN 2168-2364.
- ^ "Chenming Hu". National Science and Technology Medals Foundation. Retrieved 2025-09-16.
- ^ "NAE Members Directory - Dr. Chenming Hu". NAE. Retrieved 2019-01-15.
- ^ "IEEE Jack A. Morton Award Recipients" (PDF). IEEE. Archived from the original (PDF) on November 17, 2018. Retrieved 2019-01-15.
- ^ "IEEE Donald O. Pederson Award in Solid-State Circuits Recipients". IEEE. Archived from the original on July 18, 2018. Retrieved 2019-01-15.
- ^ "Paul Rappaport Award". IEEE. Archived from the original on 2019-01-15. Retrieved 2019-01-15.
- ^ "IEEE Jun-ichi Nishizawa Medal Recipients". IEEE. Archived from the original on December 6, 2018. Retrieved 2019-01-15.
- ^ Mark LaPedus (June 17, 2009). Hu receives IEEE award. EE Times. Archived July 9, 2016.
- ^ "Asian American Engineer, Award". Retrieved 2019-01-15.
- ^ "National Taiwan University Distinguished Alumni Award". Archived from the original on 2016-10-16. Retrieved 2019-01-15.
- ^ "Semiconductor Industry Association Award" (PDF). Retrieved 2019-01-15.
- ^ "Phil Kaufman Award for Distinguished Contributions to EDA". IEEE. Retrieved 2019-01-15.
- ^ "Chenming Hu". Retrieved 2019-01-15.
- ^ "Remarks by the President at Ceremony Honoring the Recipients of the National Medal of Science, and the National Medal of Technology and Innovation". whitehouse.gov. May 19, 2016. Retrieved 2019-01-15 – via National Archives.
National Medal of Technology and Innovation to Chenming Hu, University of California, Berkeley, California. For pioneering innovations in microelectronics including reliability technologies, the first industry-standard model for circuit design, and the first 3-dimensional transistors, which radically advanced semiconductor technology.
- ^ SEMI Award for North America: About the SEMI Award Archived 2016-08-05 at the Wayback Machine. Semiconductor Equipment and Materials International. Accessed July 2016.
- ^ "潘文淵獎歷屆得獎人" (in Chinese). Pan Wen Yuan Foundation. 2018. Retrieved 2019-10-23.
- ^ "Chenming Hu awarded the 2020 ieee medal of honor". Retrieved 2020-04-22.
- ^ "2023 Presidential Science Prize:: Chenming Hu". 2023 Presidential Science Prize (in Chinese (Taiwan)). Retrieved 2025-09-16.